Article ID: 000073774 Content Type: Product Information & Documentation Last Reviewed: 12/17/2015

How is the PLL Fractional Divider value calculated by the Quartus II software when using the Altera PLL megafunction?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

The attached document describes how the Quartus® II software calculates the PLL Fractional Divison parameter, when using the Altera® PLL megafunction in fractional mode, and how you can enter this value in the Altera PLL megafunction.

Related Products

This article applies to 14 products

Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Stratix® V GT FPGA
Cyclone® V GX FPGA
Stratix® V GS FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Arria® V GT FPGA
Stratix® V E FPGA
Cyclone® V SE SoC FPGA
Cyclone® V E FPGA