Article ID: 000078149 Content Type: Troubleshooting Last Reviewed: 08/03/2023

Which tDQSS timing parameter should be used in the UniPHY LPDDR2 IP Memory Timing tab of the parameter editor?

Environment

  • Quartus® II Subscription Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Typically the LPDDR2 manufacturer's data sheet specifies a minimum and maximum value for tDQSS.

     

     

    Resolution

    Select the maximum tDQSS value from a manufacturer's LPDDR2 data sheet (tDQSSmax).

    Related Products

    This article applies to 10 products

    Cyclone® V SX SoC FPGA
    Cyclone® V GT FPGA
    Cyclone® V GX FPGA
    Arria® V SX SoC FPGA
    Cyclone® V ST SoC FPGA
    Arria® V ST SoC FPGA
    Arria® V GX FPGA
    Arria® V GT FPGA
    Cyclone® V E FPGA
    Cyclone® V SE SoC FPGA