Article ID: 000079726 Content Type: Error Messages Last Reviewed: 10/30/2015

Error (16575): The Incremental Route SignalTap II flow has failed. Rerun Synthesis and try again.

Environment

  • Intel® Quartus® Prime Pro Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    An error occurs in the Quartus® Prime Pro Edition software when the SignalTap II Logic Analyzer points to hpaths that are not part of your current design. This situation might occur if an SignalTap II instance belongs to a different design project, or if the instance is corrupted and contains only invalid pre-synthesis taps.

    Resolution

    Prior to running the SignalTap II Logic Analyzer, assess the validity of the taps in each SignalTap II instance that you enable. Alternatively, you can change some of the pre-synthesis taps to post-fit taps. Note that if you change invalid pre-synthesis taps into post-fit taps, the SignalTap II Logic Analyzer will fail to tap the specified nodes.

    To prevent the error from occuring, perform the following tasks in the specified order:

    1. Run Analysis & Synthesis. You may run Analysis & Synthesis from the GUI or at the command line using the quartus_syn <project name> executable.
    2. Open the SignalTap II Logic Analyzer GUI, select the Find Node menu option, and then add pre-synthesis taps.

    Related Products

    This article applies to 1 products

    Intel® Arria® 10 FPGAs and SoC FPGAs