DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 11/12/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

10.8.22. DPTX_AUX_RESET

Address: 0x0117

Direction: WO

Reset: 0x00000000

Table 121.  DPTX_AUX_RESET Bits

Bit

Bit Name

Function

31:1

Unused

0

CLEAR

Asserting CLEAR resets the AUX Controller state machine:

  • 0 = No action
  • 1 = AUX Controller reset