Interlaken (2nd Generation) Intel® FPGA IP User Guide

ID 683396
Date 9/26/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.4.2.2. RX Error Handling

In Interlaken Look-aside mode, the IP checks for CRC24 errors in incoming data stream. For CRC24 errors, you should use crc24_err signal similar to Interlaken mode. The crc24_err signal can appear after irx_valid signal.

If there is a data word just before CRC24 errored control word, the IP copies the CRC24 error bit to the location of the last word as well as original location of CRC24 error.

There is no checking on the validity of each field of control word other than CRC24. The corrupted bit exposed to the user interface without modification. Ignore burst which has CRC24 error. Use error handling for invalid fields.