DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 9/02/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

11.9.6. DPRX_AUX_BYTE2

AUX Transaction Byte 2 Register.

Address: 0x0105

Direction: RW

Reset: 0x00000000

Table 205.  DPRX_AUX_BYTE2 Bits

Bit

Bit Name

Function

31:8

Unused

7:0

BYTE

Transaction length[3:0] received in the last request, or data(2) for the next reply (refer to VESA DisplayPort Standard).