DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 9/02/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

11.6.9. DPRX0_MSA_VSP

MSA vertical synchronization polarity register, DPRX0_MSA_VSP.

Address: 0x0028

Direction: RO

Reset: 0x00000000

Table 175.  DPRX0_MSA_VSP Bits

Bit

Bit Name

Function

31:1

Unused

0

V S P

Main stream attribute vertical synchronization polarity

  • 0 = Positive
  • 1 = Negative