External Memory Interfaces Stratix® 10 FPGA IP User Guide

ID 683741
Date 4/01/2024
Public
Document Table of Contents

4.4.9. caltiming9

address=40(32 bit)

Field Bit High Bit Low Description Access
cfg_t_param_4_act_to_act 7 0 The four-activate window timing parameter. Read