External Memory Interfaces Stratix® 10 FPGA IP User Guide

ID 683741
Date 4/01/2024
Public
Document Table of Contents

4.1.5.22. clks_sharing_slave_out for RLDRAM 3

Core clocks sharing slave output interface

Table 160.  Interface: clks_sharing_slave_outInterface type: Conduit
Port Name Direction Description
clks_sharing_slave_out Output This port may be used to fanout to another core clocks sharing slave. Alternatively, the master can fanout to all slaves.